This shows you the differences between two versions of the page.
|
gnucap:manual:examples [2023/04/18 05:40] felixs add verilog_basics |
gnucap:manual:examples [2023/04/21 08:21] (current) felixs add transition2verilog |
||
|---|---|---|---|
| Line 5: | Line 5: | ||
| * [[gnucap:manual:examples:Resistors and sources]] | * [[gnucap:manual:examples:Resistors and sources]] | ||
| * [[gnucap:manual:examples:verilog_basics|Verilog introduction]] | * [[gnucap:manual:examples:verilog_basics|Verilog introduction]] | ||
| + | * [[gnucap:manual:examples:spice_to_verilog|Transition to Verilog]] | ||
| * [[gnucap:manual:examples:polyglot|Share input with spice]] | * [[gnucap:manual:examples:polyglot|Share input with spice]] | ||
| * [[gnucap:manual:examples:Things that can go wrong]] | * [[gnucap:manual:examples:Things that can go wrong]] | ||